

# CLAIMS

- Sub B1/
1. A semiconductor device comprising:  
a semiconductor element having a plurality of  
5 electrodes;  
an interconnect pattern electrically connected to the  
electrodes; and  
external terminals electrically connected to the  
interconnect pattern,  
10 wherein a plurality of insulating layers are formed  
around the external terminals on the interconnect pattern.
2. The semiconductor device as defined in claim 1,  
wherein at least one of the plurality of insulating  
15 layers has a stress relieving function.
3. The semiconductor device as defined in claim 1,  
wherein at least one of the plurality of insulating  
layers is formed of a resin.
- 20 4. The semiconductor device as defined in claim 1,  
wherein the insulating layers contact the external  
terminals at opening portions each of which has an inclined  
surface providing a taper increasing in size from a lower  
25 layer to a higher layer of the insulating layers.
5. The semiconductor device as defined in claim 1,

wherein each of the external terminals includes a base and a connection portion provided on the base; and

wherein the base is provided in an opening portion through which each of the external terminals contact the insulating layers.

6. The semiconductor device as defined in claim 1,

wherein the insulating layers contact the external terminals at opening portions each of which is formed with a curved surface.

7. The semiconductor device as defined in claim 1,

wherein the interconnect pattern is formed on a stress relieving layer formed below the plurality of insulating layers.

8. The semiconductor device as defined in ~~any of claims~~ <sup>claim 1,</sup>

~~1 to 7,~~ wherein the uppermost layer of the insulating layers is formed over the whole surface of the second layer of the insulating layers from the uppermost layer except for an area of the external terminals.

9. The semiconductor device as defined in ~~any of claims~~ <sup>claim 1,</sup>

~~1 to 7,~~ wherein the uppermost layer of the insulating layers has an area smaller than an area of a second layer of the

insulating layers from the uppermost layer.

Sub  
B2

10. The semiconductor device as defined in claim 1,  
wherein the insulating layers include an upper layer  
5 and a lower layer of different characteristics.

Sub  
C1

49400260

11. The semiconductor device as defined in claim 10,  
wherein the coefficient of thermal expansion of the  
upper layer of the insulating layers is greater than the  
10 coefficient of thermal expansion of the lower layer of the  
insulating layers.

5  
2

12. The semiconductor device as defined in claim 10,  
wherein the Young's modulus of the lower layer of the  
15 insulating layers is greater than the Young's modulus of  
the upper layer of the insulating layers.

2  
5

Sub  
B3

13. A semiconductor device comprising:  
a semiconductor element having a plurality of  
20 electrodes;

an interconnect pattern electrically connected to the  
electrodes; and

external terminals electrically connected to the  
interconnect pattern,

25 wherein the interconnect pattern is formed on an  
insulating layer which is formed of at least one layer and  
has protrusions and depressions; and

Sub  
B3  
cont

wherein the external terminals are formed in the depressions.

Sub  
C1

5

14. The semiconductor device as defined in claim 13, wherein the insulating layer has a stress relieving function.

15. The semiconductor device as defined in claim 13, wherein the insulating layer is formed of a resin.

10

16. The semiconductor device as defined in claim 13, wherein each of the external terminals includes a base and a connection portion provided on the base; and wherein the base and the interconnect pattern are constructed as a single member.

15

17. The semiconductor device as defined in claim 13, wherein each of the depressions is formed to have an opening extremity larger than the bottom.

20

18. The semiconductor device as defined in claim 13, wherein the insulating layer includes an upper layer and a lower layer of different characteristics.

Sub  
C1

25

19. The semiconductor device as defined in claim 18, wherein the insulating layer is formed on the semiconductor element; and

wherein the coefficient of thermal expansion of the lower layer is smaller than the coefficient of thermal expansion of the upper layer.

- 5 20. The semiconductor device as defined in claim 13,  
wherein a protective film is formed on the uppermost layer of the semiconductor device.

21. A circuit board on which is mounted the semiconductor device as defined in ~~any of claims 1, 2, 3, 4, 5, 6, 7, 10, 11, and 12~~ *claim 1.*

22. A circuit board on which is mounted the semiconductor device as defined in ~~any of claims 13 to 20~~ *claim 13.*

23. An electronic instrument having the semiconductor device as defined in ~~any of claims 1, 2, 3, 4, 5, 6, 7, 10, 11, and 12~~ *claim 1.*

24. An electronic instrument having the semiconductor device as defined in ~~any of claims 13 to 20~~ *claim 13.*

25. A method of manufacture of a semiconductor device comprising the steps of:

forming an interconnect pattern electrically connected to a plurality of electrodes of a semiconductor element;

forming external terminals on the interconnect pattern; and

forming a plurality of insulating layers around the external terminals, over the interconnect pattern.

5

26. The method of manufacture of a semiconductor device as defined in claim 25,

wherein in the step of forming the insulating layers, opening portions which are used for contacting the external terminals and constituted by first and second holes, are formed in the insulating layers which include first and second insulating layers;

wherein the first insulating layer is formed; the first holes are formed in the first insulating layer; the second insulating layer is formed over the first holes and the first insulating layer; and the second holes are formed in the second insulating layer over the first holes; and

wherein the external terminals are formed after forming the insulating layers.

20

27. The method of manufacture of a semiconductor device as defined in claim 25 ~~or 26~~,

wherein at least one of the plurality of insulating layers is formed to have a stress relieving function.

25

28. The method of manufacture of a semiconductor device as defined in claim 25 ~~or 26~~,

wherein at least one of the plurality of insulating layers is formed of a resin.

a 5 29. The method of manufacture of a semiconductor device as defined in claim 25 ~~or 26~~,

wherein the insulating layers are formed to include an upper layer and a lower layer of different characteristics.

10 30. The method of manufacture of a semiconductor device as defined in claim 29,

wherein the Young's modulus of the lower layer of the insulating layers is made larger than the Young's modulus of the upper layer of the insulating layers.

15 31. The method of manufacture of a semiconductor device as defined in claim 29,

wherein the coefficient of thermal expansion of the upper layer of the insulating layers is made larger than  
20 the coefficient of thermal expansion of the lower layer of the insulating layers.

32. A method of manufacture of a semiconductor device, comprising the steps of:

25 forming an insulating layer on a semiconductor element, the insulating layer comprising at least one layer and having protrusions and depressions;

forming an interconnect pattern on the insulating layer, the interconnect pattern being connected to a plurality of electrodes of the semiconductor element; and

forming external terminals in the depressions, the  
5 external terminals being electrically connected to the interconnect pattern.

33. The method of manufacture of a semiconductor device as defined in claim 32,

10 wherein a base which is a bottom portion of each of the external terminals is formed on an inner surface of each of the depressions, as a single member with the interconnect pattern; and

wherein each of the external terminals is formed by  
15 providing a connection portion on the base.

34. The method of manufacture of a semiconductor device as defined in claim 32 ~~or 33~~,

20 wherein the insulating layer is formed to have a stress relieving function.

35. The method of manufacture of a semiconductor device as defined in claim 32 ~~or 33~~,

25 wherein the insulating layer is formed of a resin.

36. The method of manufacture of a semiconductor device as defined in claim 32 ~~or 33~~,



add  
BS

1. The first part of the document is a list of references. The references are listed in a vertical column on the left side of the page. The references are:
 

- 1. The first part of the document is a list of references. The references are listed in a vertical column on the left side of the page. The references are: